The author has previously established that Lyapunov redesign is effective in designing an analog phase-locked loop for which the nonlinear model (in the signal phase space) is guaranteed to be stable 
There have been some more recent results in nonlinear analysis of analog PLLs [I, 3, 4, 51. The task of this paper is to apply the technique of Lyapunov Redesign [6] to a class of digital PLLs. This paper will describe the class of digital PLLs known as classical digital phase-locked loops (CDPLL) [2], describe a set of digital phase detectors used in these loops, and show how a parallel development to the author's earlier work [l] can be applied to these loops. Typically, stability analysis deals with noise free models. This will be the case here. While practical analysis and simulation of a real system must include some noise 0-7803-7896-2/03/$17.00 02003 IEEE model, a prerequisite for such analysis is either the knowledge or the assumption that the loop is stable. This paper will attempt to provide the former. Furthermore, stability analysis deals with the homogeneous (no input) differential equation of the system. This will be useful here, as it is often convenient to perform block diagram manipulations to give a set of states for which it is easy to extract stability results. Finally, stability is an asymptotic property. Knowing that a system is stable or that it tracks a step input does not in itself yield performance results. The purpose of this paper is to provide a design method for classical digital PLLs that will guarantee stability and tracking.
The structure of this paper is as follows. Section 2 will review the model of a classical digital PLL. Section 3 will describe a handful of digital phase detectors used in CDPLLs. Section 4 will introduce the necessary definitions and theorems for doing analysis. The actual analysis as applied to phase-lock loops will be done in Section 5 . This means that the VCO can be modeled as an integrator.
Making these assumptions leads to the PLL model shown in Figure 2 .
The analysis of this paper is applied entirely to the baseband model of the classical digital PLL (CDPLL) as defined by Best [2] and shown in Figure 2 . The name is somewhat of a misnomer from the controls perspective.
It is not a digital, sampled data system as the term digital would imply to control theorists. Instead, it is an analog PLL implemented with a digital phase detector, such as one of those in Section 3. In this case, the output of the digital phase detector is seen as a continuous time voltage and this voltage is fed to an analog loop filter. PLL authors point out that this type of PLL has all the disadvantages of the classical PLL due to its analog components. Still, this loop has advantages in that it can be implemented at very high frequencies (multiple Gigahertz) with fairly reliable logic. Furthermore, these loops can be analyzed using continuous time linear feedback theory. It is for this reason that some authors do not treat these loops as digital at all [8] . 
Digital Phase Detectors
This section will present a handful of digital phase detectors used in classical digital PLLs along with their baseband responses. A discussion of how these detector characteristics are determined can be found in several texts [2, 7, 81. While these phase detectors have worse noise performance than the classic mixing detectors, they often have better pull in range and are much more manufacturable, especially for high speed applications. Furthermore, most of these phase detectors have advantage that their low frequency response is actually linear over some range rather than sinusoidal. The exception to this group is the Alexander or Bang-Bang phase detector [9] , which as its name implies produces a response similar to that of a relay. One of the simplest digital phase detectors is an Exclusive-OR (XOR) gate shown in Figure 3 . One advan-tage of such a phase detector is that the loop gain is now independent of input signal amplitude. The disadvantage is'that the linearity of the baseband response is affected by the relative duty cycles of the input and VCO signals [SI. The baseband (low frequency) component of the signal behaves with the triangular phase response shown in the right of Figure 3 (for a 50% duty cycle of the input signal).
To eliminate the duty cycle dependence of the XOR phase detector, detectors using flip flops can be used. An example of this [8] is shown in Figure 4 . The phase detector is only sensitive to the rising edges of the input signals, rather than their duty cycles. Furthermore, the linear region of the phase detector is expanded to fn from h / 2 . However, the phase detector is no longer memoryless, so noise spikes that are large enough to trigger a change of state have a larger effect than they do with the XOR phase detector. The resulting baseband component of the phase detector output now has a sawtooth, rather than triangle wave response, and so this detector is often called a sawtooth detector. A tri-state phase-frequency detector (PFD) with a charge pump shown in Figure 5 extends this idea and the linear region to f 2 n [8]. Clock recovery from a data stream, known as clock/data recovery (CDR), requires a special type of phase detector. One of the most popular is the so-called Hogge [lo] detector, show in Figure 6 . The Bang-Bang phase detector [9] shown in Figure 7 is unique among the detectors presented here in that its baseband behavior is never linear. Instead, the detector acts as a relay over the region from -n to n.
Lyapunov Stability
The second method of Lyapunov[ll] is commonly used in stability analysis of nonlinear differential equations because it does not require the solution to the differential equation. The second method of Lyapunov is based on the generalized energy in the system. If an energy like function of the system state (i.e., a positive definite function of the state which is nonvanishing as long as the state is nonzero) is found which is constantly decreasing, then the system is asymptotically stable. A general form of a vector differential equation is:
(1)
(2)
An equilibrium state is any state such that
Usually, a transformation is made so that the origin of state space is an equilibrium state i.e., The key is to satisfy conditions such that V 2 0, but What this means is that with little modification, the Lyapunov redesign method on analog PLLs 1 1 1 can be directly applied to these classical digital PLLs. Rather than repeat all the examples of the previous work [l] , this section will present a pair of cases to show how simply the analysis translates. The first will be the very common case of a second order loop with no zeros. Because it is a rarer case, and because the nonlinear model for a third order PLL has different stability conditions than that of the linear model [l] , a third order PLL with two zeros will be presented. Similar analyses for other second and third order PLLs apply.
Theorem 1 (LaSalle's Theorem) 1111 For the system defined by Equation 1, suppose there exists a positive definite scalar function of x , V ( x ) , such that V ( x ) is negative semi-definite i.e., V ( X )
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Suppose also that the only solution of x
Also, in the cases when P is a 2 x 2 matrix (third order PLLs) the conditions for P > 0 are A second order PLL with no zeros is shown in Figure 9 .
The differential equations corresponding to this loop with no external inputs (8i = = 0) are:
The term under the integral is positive for -7r < 8, < 7r
and this fact will be used quite often. Then
pz ( 
The conditions that guarantee V 5 0 are:
For Kd,Ko > 0 it is always possible to satisfy Condi- As above, choose the Lyapunov function O O ( t ) where the choice of p from Equation (18) has as been made and a1 > 0. Then stable. It will now be shown that this loop can also track a step input. The equations for the PLL corresponding to Figure 9 with an input at 8i are:
where the second term is the same as the no input case, Equation ( 2 1 ) , and the first term corresponds to excitation caused by the input to B i . Now say 8i is a step. Then 4 = &,od(t), (27) where 6 ( t ) is the impulse function. Integrating (26) forward in time and noting that fo(8,)(0+) = sinBi,o yields (due to the sifting property of the impulse function):
The first term of (29) is a positive constant for -7r < Oi,o < T . The second term is a negative number which will grow without bound unless x goes to 0. If x did not converge to 0, then V ( t ) would eventually become negative which is impossible since V ( t ) was chosen to be a positive definite function. Thus, x must converge to 0.
As in the discussion of stability, the only value of 8, for which x can remain identically 0 is 8, = 0, thus the loop must track a phase step input. The block diagram of the PLL that was analyzed in full [3] is shown in Figure 10 . The results will be summarized here. This is a third order PLL with two zeros. Note that an extra gain, K , is involve in this model, but for consistency with the previous examples this could be set to 1 without loss of generality. For the sake of stability and tracking analysis it is convenient to redraw the loop as in Figure 11 . From here the necessary state variables can be drawn out as in Figure 12 . The state equations corresponding to Figures 11 and 12 
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Tracking for Third Order Loops
The tracking analysis of a step input for the third order loops is completely analogous to that of the analog PLLs [l] and the second order example in Section 5.1.1. It will be omitted here for brevity.
Conclusions
This paper has demonstrated how stability and tracking analysis for the nonlinear model of classical digital phaselock loops, can be approached by Lyapunov redesign in a similar manner to that done by the author for analog PLLs [l] . This allows for greater confidence in these designs, particularly when the loop is out of lock. Although only a pair of examples have been presented here, it should be clear that analysis identical to the analog case can be done for all orders of classical digital PLLs, simply by replacing the sin(.) nonlinearity of the phase detector with the more general f~(.) nonlinearity. For a given loop design then, the range of 8, for which the phase converges to 0 is determined by the range of 8, over which the phase detector is a [0, m] nonlinearity.
